Các công việc hiện tại liên quan đến Design Verification - VN - Ho Chi Minh - E.town - 71 MTVL
-
Design Verification Intern
1 tuần trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townThis internship will give you real project experience in one of the world's leading chip design environments exposure to Marvell's core technologies toolchains and product workflows a mentorship path that could evolve into a full-time role or thesis opportunity many of our intern ...
-
Senior Principal Engineer, Physical Design
4 ngày trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townWe are seeking a Senior Principal Engineer to lead physical design teams in the development of next-generation processor chips.We offer competitive compensation and great benefits within an environment of shared collaboration, transparency, and inclusivity. · ...
-
Physical Design Engineer Intern
1 tuần trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townAs a member of Marvell central physical design team you will participate in next-generation physical design implementation and verification activities of complex SOC designs. · This is more than a typical internship—it's a launchpad of your career as you are expected to not only ...
-
Senior Staff Manager, Analog IC Design
5 ngày trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townWe are seeking talented individuals to work on solving technical challenges with the most outstanding group of collaborators in the industry. · ...
-
Digital IC Design Intern
1 tuần trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townThis internship will give you real project experience in one of the world's leading chip design environments exposure to Marvell's core technologies toolchains and product workflows and a mentorship path that could evolve into a full-time role or thesis opportunity'What We're Loo ...
-
Analog IC Design Intern
1 tuần trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townThis internship will give you real project experience in one of the world's leading chip design environments exposure to Marvell's core technologies toolchains and product workflows as well as a mentorship path that could evolve into a full-time role or thesis opportunity. · ...
-
SYN/STA Engineering Intern
1 tuần trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townThe engineering intern will work on designing circuits for high-speed optical transceivers and collaborate with the team on next-gen high-speed optical transceivers. · Train and learn to perform logic synthesis at sub-system or top level for multi-million gate ASIC projects. · Tr ...
-
AI Development Intern
1 tuần trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townThis internship will give you real project experience in one of the world's leading chip design environments exposure to Marvell's core technologies toolchains and product workflows and the opportunity to explore both depth and breadth whether you love transistor-level design or ...
-
Design-for-Test (DFT) Engineering Intern
1 tuần trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town+About Marvell · Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. · +At Marvell, ss part of DCE-CCS-Hardware DFT group · + · What You Can ExpectTo fully understand ASIC design flow and DFT in ASIC to productio ...
-
Principal Engineer, System Design and Validation
6 ngày trước
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.townWe are seeking a Principal Engineer to contribute to the development of board, packages, and chip designs used in data center and AI infrastructures. · ...
- Playing as a technical expert and contributing to the definition of project architecture.
- Providing technical expertise and guidance to the Design Verification (DV) team, including test plan reviews, testbench architecture reviews, and overall technical support.
- Collaborating with Design and Verification teams to develop and execute comprehensive verification strategies.
- Defining and implementing verification plans for Serdes/PHY chip designs.
- Creating and maintaining testbenches using industry-standard verification tools and methodologies.
- Performing functional and performance verification of complex digital designs.
- Working closely with digital design, analog, and architecture teams to identify and resolve design issues.
- Analyzing and debugging simulation failures, and providing detailed reports on verification results.
- Mentoring and guiding junior verification engineers.
- Modeling and verifying DSP design circuits using MATLAB and/or co-simulation (System-C/C++ and System Verilog).
- Ensuring verification sign-off for various chips, guaranteeing timely release with exceptional quality.
- Education: BS/MS/PhD in Electrical Engineering, Computer Engineering, Electronics and Telecommunications Engineering, or a related field.
- Technical Skills:
- Proficiency in verification languages such as SystemVerilog, UVM, and scripting languages (Python, Perl, etc.).
- Strong understanding of ASIC design flow, digital design, and verification methodologies.
- Experience with industry-standard EDA tools (e.g., Cadence, Synopsys, Mentor Graphics).
- Strong mathematical skills and experience with Digital Signal Processing (DSP), including DSP modeling in MATLAB.
- Problem-Solving: Strong problem-solving and debugging skills.
- Communication: Fluent in English with excellent communication skills.
- Preferred Qualifications:
- Experience with high-speed Serdes/PHY interfaces design and design verification.
- Ability to understand chip-level, subsystems, and complex blocks to define the strategy and scope of Design Verification.
- Capability to define and develop testbenches for chip-level, subsystems, and complex blocks using advanced verification methodologies (e.g., Universal Verification Methodology (UVM)).
- Experience in chip-level verification and strong knowledge of test-plan generation.
- Ability to contribute to the definition of project architecture.
Competitive salary, plus 13th-month salary and performance-based bonus
RSUs (Restricted Stock Units) for new joiners and on-going annually
Premium health & accident insurance for you and your family (spouse and children)
Annual medical check-up at a designated hospital arranged by Marvell
Generous paid leave policies: 15 annual leave days, 3 Recharge periods per year (company-wide off-work from Friday to Monday), 5 paid sick leave days, 3 days of volunteer time-off and 11 public holidays
Exciting Employee Events: Participate in fun activities throughout the year such as team birthdays, sports tournaments, company trips, mid-autumn, appreciation week, charity, health seminars, year-end party, and more.
Design Verification - VN - Ho Chi Minh - E.town - 71 MTVL
Mô tả
About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
The Connectivity Business Unit at Marvell focuses on developing a broad portfolio of connectivity product lines. This includes Copper PHY, High-Speed Connectivity (HSC), Optical DSP (ODSP), Coherent DSP (CDSP), and Broadband Access (BBA) solutions. The unit is dedicated to providing high-speed connectivity solutions for various applications, including data centers, cloud, carrier, and automotive sectorsWhat You Can Expect
What We're Looking For
Additional Compensation and Benefit Elements
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Interview Integrity
As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-UN1-
Design Verification Intern
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
Senior Principal Engineer, Physical Design
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
Physical Design Engineer Intern
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
Senior Staff Manager, Analog IC Design
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
Digital IC Design Intern
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
Analog IC Design Intern
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
SYN/STA Engineering Intern
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
AI Development Intern
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
Design-for-Test (DFT) Engineering Intern
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
-
Principal Engineer, System Design and Validation
Chỉ dành cho thành viên đã đăng ký VN - Ho Chi Minh - E.town
